Abstract: This article studies the two-dimensional (2-D) rectangle packing area minimization problem (RPAMP), a key subproblem in floor planning for very large-scale integration (VLSI) chip design.