Abstract: We proposed a novel three-stage CTLE circuit for 12.5Gbps SerDes based on 28nm CMOS process. A cross-coupled negative capacitance structure was adopted to feature more zero poles, the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback